## DC Biasing Circuits of BJTs

## Basic Concepts:

The analysis or design of a transistor amplifier requires a knowledge of both the dc and ac response of the system. Too often it is assumed that the transistor is a magical device that can raise the level of the applied ac input without the assistance of an external energy source. In actuality, the improved output ac power level is the result of a transfer of energy from the applied dc supplies. The analysis or design of any electronic amplifier therefore has two components: the dc portion and the ac portion. Fortunately, the superposition theorem is applicable and the investigation of the dc conditions can be totally separated from the ac response. However, one must keep in mind that during the design or synthesis stage the choice of parameters for the required dc levels will affect the ac response, and vice versa.

The term biasing appearing in the title of this lecture is an all-inclusive term for the application of dc voltages to establish a fixed level of current and voltage. For transistor amplifiers the resulting dc current and voltage establish an operating point on the characteristics that define the region that will be employed for amplification of the applied signal. Since the operating point is a fixed point on the characteristics, it is also called the quiescent point (abbreviated $\mathbf{Q}$-point). By definition, quiescent means quiet, still, inactive. Fig. 9-1 shows a general output device characteristic with four operating points indicated. The biasing circuit can be designed to set the device operation at any of these points or others within the active region. The maximum ratings are indicated on the characteristics of Fig. 9-1 by a horizontal line for the maximum collector current $I_{C m a x}$ and a vertical line at the maximum collector-to-emitter voltage $V_{\text {CEmax }}$. The maximum power constraint is defined by the curve $P_{C m a x}$ in the same figure. At the lower end of the scales are the cutoff region, defined by $I_{B} \leq 0 \mu \mathrm{~A}$, and the saturation region, defined by $V_{C E} \leq V_{C E}(s a t)$.

Fig. 9-1


## Standard Biasing Circuits:

## 1. Fixed-Bias Circuit:

Fig. 9-2a shows a fixed-bias circuit.

## Analysis:

- For the input (base-emitter circuit) loop as shown in Fig. 9-2b:

$$
\begin{gather*}
\Xi V_{C C}-I_{B} R_{B}-V_{B E} \text { П! } 0 \\
I_{B} \boldsymbol{\Pi} \frac{V_{C C}-V_{B E}}{R_{B}} \tag{9.1a}
\end{gather*}
$$

- For the output (collector-emitter circuit) loop as shown in Fig. 9-2c:

$$
\begin{align*}
& I_{C} \beta I_{B} \\
& \risingdotseq V_{C E}=I_{C} R_{C}-V_{C C} \text { 目 } 0 \\
& V_{C E} V_{C C}-I_{C} R_{C} \tag{9.1b}
\end{align*}
$$

- For the transistor terminal voltages:

[9.1c]


Fig. 9-2

## Load-Line Analysis:

From Eq. [9.1b] and Fig. 9-3:

- At cutoff region
$V_{C E}$ 目 $V_{C C}, I_{C} \mathbf{\square}$
- At saturation region




## Design:

For an optimum design:

$$
\begin{equation*}
V_{C E Q} \frac{1}{2} V_{C C} \tag{9-3}
\end{equation*}
$$

Fig. 9-3

$$
I_{C} \frac{1}{2} I_{C} \boldsymbol{\Xi}_{s a t} \frac{V_{C C}}{2 R_{C}}
$$

## 2. Emitter-Stabilized Bias Circuit:

Fig. 9-4a shows an emitter-stabilized bias circuit. it.

## Analysis:

- For the input (base-emitter circuit) loop as shown in Fig. 9-4b:

$$
\equiv V_{C C}-I_{B} R_{B}-V_{B E}-I_{E} R_{E} \mathbf{T} 0
$$

## $I_{E}$ (皿 $\beta$ 응 1 (1) $I_{B}$



[9.4a]

- For the output (collector-emitter circuit) loop as shown in Fig. 9-4c:

(b)

(c)
- For the transistor terminal voltages:

|  |  |
| :---: | :---: |
|  |  |
|  |  |

## Load-Line Analysis:

From Eq. [9.4b] and Fig. 9-5:

$$
\begin{aligned}
& \Xi_{E} R_{E} \sqsupseteq V_{C E} \sqsupseteq I_{C} R_{C}-V_{C C} \text { (T0 } \\
& I_{E} \cong I_{C}
\end{aligned}
$$

$$
\begin{align*}
& V_{C E} \text { (l) } V_{C C}-I_{C}{ }^{(+)} \tag{9.4b}
\end{align*}
$$

- At cutoff region
$V_{C E}$ П $V_{C C}, I_{C}$ 目 0
- At saturation region

$$
\begin{equation*}
I_{C} \text { ■ } \frac{V_{C C}}{R_{C} \square R_{E}}, V_{C E} \mathbf{\square} 0 \tag{9.5b}
\end{equation*}
$$

## Design:

For an optimum design:

$$
V_{E} \sqcap \frac{1}{10} V_{C C}
$$

## 3. Voltage-Divider Bias Circuit:

Fig. 9-6a shows a voltage-divider bias circuit.

## Analyses:

- For the input (base-emitter circuit) loop:


## Exact Analysis:

From Fig. 9-6b

$$
\begin{equation*}
R_{T h} \text { 园 } R_{1} \square \oplus R_{2} \tag{9.7a}
\end{equation*}
$$


(a)

From Fig. 9-6c:

$$
\begin{equation*}
E_{T h} \boldsymbol{\square} V_{R_{2}} \boldsymbol{\neq} \frac{R_{2} V_{C C}}{R_{1} \equiv R_{2}} \tag{9.7b}
\end{equation*}
$$

From Fig. 9-6d:

$$
\equiv E_{T h}-I_{B} R_{T h}-V_{B E}-I_{E} R_{E} \mathbf{T} 0
$$

$\square$

(b)

(d)

$$
\begin{aligned}
& V_{C E Q} \frac{1}{2} V_{C C} \\
& I_{C} \frac{1}{2} I_{C=s a t(9)} \frac{V_{C C}}{2 R_{C}}
\end{aligned}
$$

$I_{C} \boldsymbol{\square} \beta I_{B}$

## Approximate Analysis:

From Fig. 9-6e:

$$
\begin{aligned}
& \text { if } R_{i} \gg R_{2} \square I_{2} \gg I_{B} . \\
& \text { since } I_{B} \approx 0 \square I_{1} \cong I_{2} .
\end{aligned}
$$

Thus $R_{1}$ in series with $R_{2}$.
That is,

$$
\begin{equation*}
V_{B} \frac{R_{2} V_{C C}}{R_{1} \triangleq R_{2}} \tag{9.8a}
\end{equation*}
$$

Since

(e)
 will define whether the approximation approach can be applied will be the following:

$$
\begin{equation*}
\beta R_{E} \geq 10 R_{2} \tag{9.8b}
\end{equation*}
$$

Fig. 9-6
And
$V_{E}$ : $V_{B}-V_{B E}$
$I_{C} \cong I_{E} \frac{V_{E}}{R_{E}}$

- For the output (collector-emitter circuit) loop:

|  |
| :---: |
|  |  |
|  |  |

## Load-Line Analysis:

The similarities with the output circuit of the emitter-biased configuration result in the same intersections for the load line of the voltage-divider configuration. The load line will therefore have the same appearance as that of Fig. 9-5. The level of $I_{B}$ is of course determined by a different equation for the voltage-divider bias and the emitter-bias
configuration．
Design：
For an optimum design：

$$
\begin{equation*}
V_{C E Q} \frac{1}{2} V_{C C} \tag{9.10}
\end{equation*}
$$

$$
\begin{aligned}
& R
\end{aligned}
$$

$$
\begin{aligned}
& I_{C Q} \mathbb{\square} \frac{1}{2} I_{C} \mathbb{Z}_{s a t)} \frac{V_{C C}}{(\epsilon)} \\
& V_{E} \text { (f) } \frac{1}{10} V_{C C} \\
& R_{2} \leq \frac{1}{10} \beta R_{E}
\end{aligned}
$$

Fig．9－5

## Example 9－1：

Determine the dc bias voltage $V_{C E}$ and the current $I_{C}$ for the voltage－divider configuration of Fig．9－6a with the following parameters：$V_{C C}=+22 \mathrm{~V}, \beta=140$ ， $R_{1}=39 \mathrm{k} \Omega, R_{2}=3.9 \mathrm{k} \Omega, R_{C}=10 \mathrm{k} \Omega$ ，and $R_{E}=1.5 \mathrm{k} \Omega$ ．

## Solution：

Exact

$$
I_{B} \text { П} \frac{E_{T h}-V_{B E}}{R_{T h} \boxminus \beta=1\left(R_{E}\right.}
$$

$$
\text { (1) } \frac{2-0.7}{3.55 k \sqsubseteq \text { @ } 141 \oslash \text { 盆 } 1.5 k(()} \text { 『 } 6.05 \mu \mathrm{~A}
$$

$$
I_{C Q} \text { ? } \beta I_{B} \text { 目角 } 140 \oslash \text { 色 } 6.05 \mu @ \mathbf{R} 0.85 \mathrm{~mA}
$$

Approximate：
Testing $\quad \beta R_{E} \geq 10 R_{2}$
（140）（1．5k）$\geq 10$ 空 $3.9 k($（D）
$210 k \Omega \odot 39 k \Omega$
$V_{E}$ Ti $V_{B}-V_{B E}$ T2－0．7 $1.3 V$

$$
\begin{aligned}
& \begin{array}{c}
\stackrel{R}{\oplus} \\
C \stackrel{\oplus}{\risingdotseq} \oplus R_{E}
\end{array} \\
& V_{C E Q} \text { ( } V_{C C}-I_{C}{ }^{\oplus} \\
& I_{C Q} \text { 目 } I_{E} \frac{V_{E}}{R_{E}} \boldsymbol{\not} \frac{1.3}{1.5 \mathrm{k}} \text { ? } 0.867 \mathrm{~mA}
\end{aligned}
$$

$$
\begin{aligned}
& =12.23 \mathrm{v}
\end{aligned}
$$

## 4．Voltage－Feedback Bias Circuit：

Fig．9－7a shows a voltage－feedback bias circuit．

## Analysis：

－For the input（base－emitter circuit）loop as shown in Fig．9－7b：
$\risingdotseq V_{C C}-\stackrel{\hat{I}}{c}{ }_{c} R_{C}-I_{B} R_{B}-V_{B E}-I_{E} R_{E}$ 圄 0


$$
\xi V_{C C}-\beta I_{B} R_{C}-I_{B} R_{B}-V_{B E}-\beta I_{B} R_{E} \mathbf{R} 0
$$

uit．

（a）

$$
\begin{equation*}
I_{B} \frac{V_{C C}-V_{B E}}{R_{B} \boxminus \boldsymbol{m} \beta-1(\mathcal{D}) R_{E}} \tag{9.11a}
\end{equation*}
$$

－For the output（collector－emitter circuit） loop as shown in Fig．9－7c：

$$
I_{E} R_{E} \boxminus V_{C E} \triangleq I_{C} R_{C}-V_{C C} \text { П0 }
$$

$$
\stackrel{\diamond}{I_{C}} I_{E} \cong I_{C}
$$



$$
\begin{equation*}
V_{C E} \stackrel{(\oplus)}{\mathbf{q}^{+}} V_{C C}-I_{C}{ }^{\oplus} \tag{9.11b}
\end{equation*}
$$

## Load-Line Analysis:

Continuing with the approximation $\stackrel{\diamond}{I_{C}} I_{C}$ will result in the same load line defined for the voltage-divider and emitter-biased configurations. The levels of $I_{B Q}$ will be defined by the chosen base configuration.

## Design:

For an optimum design:

$$
\begin{aligned}
& V_{C E Q}=\frac{1}{2} V_{C C} \\
& R
\end{aligned}
$$

$$
\begin{aligned}
& I_{C Q} \mathbb{\Pi} \frac{1}{2} I_{C} \mathbb{\Xi}_{s a t(Q)} \frac{V_{C C}}{(\uparrow)}
\end{aligned}
$$

[9-12]


Fig. 9-7
$V_{E} \boldsymbol{f} \frac{1}{10} V_{C C}$
$R_{C} \sqsubseteq R$
용(ㄱ)(ㄱ) $E$ (3)
$R_{2} \leq \frac{1}{10} \beta$ (1)

## Other Biasing Circuits：

## Example 9－2：（Negative Supply）

Determine $V_{C}$ and $V_{B}$ for the circuit of Fig．9－8．

## Solution：

$$
-I_{B} R_{B}-V_{B E} \triangleq V_{E E} \text { 牶 } K V L \text { (D) }
$$

$$
I_{B} \boldsymbol{\nabla} \frac{V_{E E}-V_{B E}}{R_{B}} \boldsymbol{\square} \frac{9-0.7}{100 k} \mathbf{\nabla} 83 \mu A
$$

$$
I_{C} \boldsymbol{\square} \beta I_{B} \text { 目会 } 450 \text { 角 } 83 \mu 0 \text { ص } 3.735 \mathrm{~mA}
$$



Fig．9－8

## Example 9－3：（Two Supplies）

Determine $V_{C}$ and $V_{B}$ for the circuit of Fig．9－9a．

## Solution：

From Fig．9－9b：


$$
I \text { П } \frac{V_{C C} \sqsubseteq V_{E E}}{R_{1} \sqsubseteq R_{2}} \mathbf{\Pi} \frac{20 \sqsubseteq 20}{8.2 k \sqsubseteq 2.2 k} \text { ? } 3.85 \mathrm{~mA}
$$


（a）

（b）
$I_{B}$ П$\frac{V_{E E}-E_{T h}-V_{B E}}{R_{T h} \stackrel{-\infty}{-\infty} \beta=1(9) R_{E}}$

（c）

## Example 9-4: (Common-Base)

Determine $V_{C B}$ and $I_{B}$ for the common-base configuration of Fig. 9-10.

## Solution:

Applying KVL to the input circuit:

$$
-V_{E E} \boxminus I_{E} R_{E} \triangleq V_{B E} \mathbf{\square} 0
$$

$$
I_{E} \mathbb{F} \frac{V_{E E}-V_{B E}}{R_{E}} \boldsymbol{\square} \frac{4-0.7}{1.2 k} \mathbf{G} 2.75 \mathrm{~mA}
$$

Applying KVL to the output circuit:


$$
\begin{aligned}
& \risingdotseq V_{C B} \triangleq I_{C} R_{C}-V_{C C} \mathbf{\square} 0 \\
& V_{C B} \text { 『I } V_{C C}-I_{C} R_{C}
\end{aligned}
$$

$$
\text { with } I_{c} \cong I_{E}
$$

$$
I_{B} \frac{I_{C}}{\beta} \mathbf{:} \frac{2.75 m}{60} \boldsymbol{\nabla} 45.8 \mu \mathrm{~A}
$$

## Example 9-5: (Common-Collector)

Determine $I_{E}$ and $V_{C E}$ for the common-collects
Fig. 9-11.

## Solution:

Applying KVL to the input circuit:


$$
\begin{align*}
& =-11.59 \mathrm{~V}
\end{align*}
$$



Fig. 9-11

Applying KVL to the output circuit:

$$
\begin{aligned}
& -V_{E E} \sqsupseteq I_{E} R_{E} \sqsupseteq V_{B E} \text { 园0 }
\end{aligned}
$$

## Example 9－6：（PNP Transistor）

Determine $V_{C E}$ for the voltage－divider bias configuration of Fig．9－12．

## Solution：

Testing $\beta R_{E} \geq 10 R_{2}$

$$
I_{C} \boldsymbol{\square} I_{E} \mathbb{F} \frac{V_{E}}{R_{E}} \mathbf{\square} \frac{2.46}{1.1 k} \mathbf{T} 2.24 \mathrm{~mA}
$$

$$
-I_{E} R_{E}-V_{C E}-I_{C} R_{C} \sqsubseteq V_{C C} \mathbf{\nabla} 0 \text { 亚 } K V L \text { (1) }
$$



Fig．9－12

## Exercises：

1－For the fixed－biased configuration of Fig．9－2a with the following parameters：
$V_{C C}=+12 \mathrm{~V}, \beta=50, R_{B}=240 \mathrm{k} \Omega$ ，and $R_{C}=2.2 \mathrm{k} \Omega$ ，determine：
$I_{B Q}, I_{C Q}, V_{C E Q}, V_{B}, V_{C}$ ，and $V_{B C}$ ．
2－Given the device characteristics of Fig．9－13a，determine $V_{C C}, R_{B}$ ，and $R_{C}$ for the fixed－bias configuration of Fig．9－13b．

（a）
Fig．9－13
（b）

$$
\begin{aligned}
& V_{C E Q} \stackrel{(\oplus)}{\mathbf{\nabla}}-V_{C C}{ }^{\ominus} I_{C}(\oplus)
\end{aligned}
$$

$$
\begin{aligned}
& \text { (120)(1.1k) } \geq 10 \text { 皿 } 10 \mathrm{k} \text { (1) } \\
& 132 k \Omega \odot 100 k \Omega \text { 哑 } \operatorname{satisfied} \text { ( }{ }^{(3)}
\end{aligned}
$$

$$
\begin{aligned}
& V_{E} \text { 目 } V_{B}-V_{B E} \text { (T-3.16-冒-0.70国-2.46V }
\end{aligned}
$$

3- For the emitter bias circuit of Fig. 9-4a with the following parameters:
$V_{C C}=+20 \mathrm{~V}, \beta=50, R_{B}=430 \mathrm{k} \Omega, R_{C}=2 \mathrm{k} \Omega$, and $R_{E}=1 \mathrm{k} \Omega$, determine:
$I_{B}, I_{C}, V_{C E}, V_{C}, V_{E}, V_{B}$ and $V_{B C}$.
4- Design an emitter-stabilized circuit (Fig. 9-4a) at $I_{C Q}=2 \mathrm{~mA}$. Use $V_{C C}=+20 \mathrm{~V}$ and an npn transistor with $\beta=150$.

5- Determine the dc bias voltage $V_{C E}$ and the current $I_{C}$ for the voltage-divider configuration of Fig. 9-6a with the following parameters: $V_{C C}=+18 \mathrm{~V}, \beta=50$, $R_{I}=82 \mathrm{k} \Omega, R_{2}=22 \mathrm{k} \Omega, R_{C}=5.6 \mathrm{k} \Omega$, and $R_{E}=1.2 \mathrm{k} \Omega$.

6- Design a beta-independent (voltage-divider) circuit to operate at $V_{C E Q}=8 \mathrm{~V}$ and $I_{C Q}=10 \mathrm{~mA}$. Use a supply of $V_{C C}=+20 \mathrm{~V}$ and an npn transistor with $\beta=80$.

7- Determine the quiescent levels of $I_{C Q}$ and $V_{C E Q}$ for the voltage-feedback circuit of Fig. 9-7a with the following parameters: $V_{C C}=+10 \mathrm{~V}, \beta=90, R_{B}=250 \mathrm{k} \Omega$, $R_{C}=4.7 \mathrm{k} \Omega$, and $R_{E}=1.2 \mathrm{k} \Omega$.

8- Prove that ${ }_{B} \beta\left(+\leq R R R_{E C}\right)$ is the required condition for an optimum design of the voltage-feedback circuit.

9- Prove mathematically that ICQ for the voltage-feedback bias circuit is approximately independent of the value of beta.

10- Fig. 9-14 shows a three-stage circuit with a $V C C$ supply of +20 V . GND stands for ground. If all transistors have a $\beta$ of 100 , what are the $I_{C}$ and $V_{C E}$ of each stage?


Fig. 9-14

