DC Biasing Circuits of BJTs

Basic Concepts:

The analysis or design of a transistor amplifier requires a knowledge of both the dc and ac response of the system. Too often it is assumed that the transistor is a magical device that can raise the level of the applied ac input without the assistance of an external energy source. In actuality, the improved output ac power level is the result of a transfer of energy from the applied dc supplies. The analysis or design of any electronic amplifier therefore has two components: the dc portion and the ac portion. Fortunately, the superposition theorem is applicable and the investigation of the dc conditions can be totally separated from the ac response. However, one must keep in mind that during the design or synthesis stage the choice of parameters for the required dc levels will affect the ac response, and vice versa.

The term **biasing** appearing in the title of this lecture is an all-inclusive term for the application of dc voltages to establish a fixed level of current and voltage. For transistor amplifiers the resulting dc current and voltage establish an **operating point** on the characteristics that define the region that will be employed for amplification of the applied signal. Since the operating point is a fixed point on the characteristics, it is also called the **quiescent point** (abbreviated **Q**-point). By definition, **quiescent** means quiet, still, inactive. Fig. 9-1 shows a general output device characteristic with four operating points indicated. The biasing circuit can be designed to set the device operation at any of these points or others within the **active region**. The maximum ratings are indicated on the characteristics of Fig. 9-1 by a horizontal line for the maximum collector current *I*_{Cmax} and a vertical line at the maximum collector-to-emitter voltage *V*_{CEmax}. The maximum power constraint is defined by the curve *P*_{Cmax} in the same figure. At the lower end of the scales are the **cutoff region**, defined by *I*_B ≤ 0 µA, and the **saturation region**, defined by *V*_{CE} ≤ *V*_{CE(sat)}.





lecture nine by:Abd-alqafar

Standard Biasing Circuits:

1. Fixed-Bias Circuit:

Fig. 9-2a shows a fixed-bias circuit.

Analysis:

For the input (base-emitter circuit) loop as shown in Fig. 9-2b:

$$= V_{CC} - I_B R_B - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$
[9.1a]

 R_B

For the output (collector-emitter circuit) loop as shown in Fig. 9-2c: $I_C \square \beta I_B$

$$= V_{CE} = I_C R_C - V_{CC} = 0$$

$$V_{CE} = V_{CC} - I_C R_C$$
[9.1b]

For the transistor terminal voltages:

$$V_{E} \blacksquare \Theta V$$

$$V_{B} \blacksquare V_{CC} - I_{B} R_{B} \blacksquare V_{BE}$$

$$V_{C} \blacksquare V_{CC} - I_{C} R_{C} \blacksquare V_{CE}$$
[9.1c]



From Eq. [9.1b] and Fig. 9-3:

At cutoff region V_{CE} IV_{CC} , I_C I0 [9.2a]

• At saturation region

$$I_C \blacksquare \frac{V_{CC}}{R_C} \blacksquare, V_{CE} \blacksquare 0 \qquad [9.2b]$$





Fig. 9-2



lecture nine by:Abd-alqafar

Design:

For an optimum design:

$$V_{CEQ} \square \frac{1}{2} V_{CC}$$

$$I_C \square \frac{1}{2} I_{C \square sat} \square \square \frac{V_{CC}}{2R_C}$$

[9-3]

Fig. 9-3

2. Emitter-Stabilized Bias Circuit:

Fig. 9-4a shows an emitter-stabilized bias circuit. iit.

Analysis:

• For the input (base-emitter circuit) loop as shown in Fig. 9-4b:

$$\blacksquare V_{CC} - I_B R_B - V_{BE} - I_E R_E \blacksquare 0$$

$$I_{E} \square \square \beta \blacksquare 1 \square I_{B}$$

$$V_{CC} - V_{BE}$$

$$I_{B} \square \square R_{B} \blacksquare \square \beta \blacksquare 1 \square R_{E}$$

• For the output (collector-emitter circuit) loop as shown in Fig. 9-4c: $\exists I_E R_E \exists V_{CE} \exists I_C R_C - V_{CC} \exists 0$

 $I_{E} \cong I_{C}$ $\stackrel{R}{\textcircled{(a)}}$ $C \cong \mathcal{A} R_{E}$ $\stackrel{(a)}{\textcircled{(b)}} R_{E}$ $V_{CE} \boxtimes V_{CC} - I_{C} \oplus$ [9.4b]

• For the transistor terminal voltages:

$$V_{E} \blacksquare I_{E} R_{E}$$

$$V_{B} \blacksquare V_{CC} - I_{B} R_{B} \blacksquare V_{E} \equiv V_{BE}$$

$$V_{C} \blacksquare V_{CC} - I_{C} R_{C} \blacksquare V_{E} \equiv V_{CE}$$

Load-Line Analysis: From Eq. [9.4b] and Fig. 9-5:









lecture nine by:Abd-alqafar

• At cutoff region

$$V_{CE} \blacksquare V_{CC} \clubsuit, I_C \blacksquare 0$$
 [9.5a]
• At saturation region
 $I_C \blacksquare \frac{V_{CC}}{R_C \blacksquare R_E} , V_{CE} \blacksquare 0$ [9.5b]

Design:

For an optimum design:

$$V_{CEQ} = \frac{1}{2} V_{CC}$$

$$I_{C} = \frac{1}{2} I_{C} = sat} = \frac{V_{CC}}{2R_{C}}$$

$$V_{E} = \frac{1}{10} V_{CC}$$
[9-6]

3. Voltage-Divider Bias Circuit:

Fig. 9-6a shows a voltage-divider bias circuit.

Analyses:

• For the input (base-emitter circuit) loop:

Exact Analysis:

From Fig. 9-6b

$$R_{Th} \blacksquare R_1 \square \textcircled{\bullet} R_2 \qquad [9.7a]$$

From Fig. 9-6c:

$$E_{Th} \blacksquare V_{R_2} \blacksquare \frac{R_2 V_{CC}}{R_1 \blacksquare R_2} \qquad [9.7b]$$

4

From Fig. 9-6d:

$$\equiv E_{Th} - I_B R_{Th} - V_{BE} - I_E R_E \blacksquare 0$$





Fig. 9-5



lecture nine by:Abd-alqafar

$$I_{B} \blacksquare \frac{E_{Th} - V_{BE}}{R_{Th} \blacksquare \widehat{\blacksquare} \beta \blacksquare 1 \textcircled{0} R_{E}} \qquad [9.7c]$$
$$I_{C} \blacksquare \beta I_{B}$$

Approximate Analysis:

From Fig. 9-6e:

if
$$R_i \gg R_2 \Box I_2 \gg I_B$$
.

since $I_B \approx 0 \Box I_1 \cong I_2$.

Thus R_1 in series with R_2 . That is,

 $V_{B} \blacksquare \frac{R_{2} V_{CC}}{R_{1} \blacksquare R_{2}}$ [9.8a]



Fig. 9-6

Since R_i

 $R_{i} \blacksquare \beta \blacksquare 1 \ R_{E} \cong \beta R_{E} \quad \text{the condition that}$

will define whether the approximation approach <u>can be applied</u> will be the following:

 $\beta R_E \ge 10 R_2$ [9.8b]

And

$$V_{E} \blacksquare V_{B} - V_{BE}$$

$$I_{C} \cong I_{E} \blacksquare \frac{V_{E}}{R_{E}}$$
[9.8c]

• For the output (collector-emitter circuit) loop:

$$R$$

$$C \equiv \Phi R_E$$

$$V_{CE} \equiv V_{CC} - I_C \Phi$$
[9.9]

Load-Line Analysis:

The similarities with the output circuit of the emitter-biased configuration result in the same intersections for the load line of the voltage-divider configuration. The load line will therefore have the same appearance as that of Fig. 9-5. The level of *I*^B is of course determined by a different equation for the voltage-divider bias and the emitter-bias

5

configuration. **Design:**

 $V_{CEQ} \blacksquare \frac{1}{2} V_{CC}$

For an optimum design:

R $2 \mathbf{P} \mathbf{P} \mathbf{C} \mathbf{E} R_{E} \mathbf{O}$ $I_{CQ} \blacksquare \frac{1}{2} I_{C \boxdot sat} \boxdot \frac{V_{CC}}{4}$

Fig. 9-5

$$R_2 \leq \frac{1}{10} \beta R_E$$

 $V_E \square \frac{1}{10} V_{CC}$

Example 9-1:

Determine the dc bias voltage VCE and the current Ic for the voltage-divider configuration of Fig. 9-6a with the following parameters: $V_{CC} = +22$ V, $\beta = 140$, $R_1 = 39 \text{ k}\Omega$, $R_2 = 3.9 \text{ k}\Omega$, $R_C = 10 \text{ k}\Omega$, and $R_E = 1.5 \text{ k}\Omega$.

Solution:

Exact

$$R_{Th}$$
 and $R_1 \square \textcircled{O} R_2$ and $39 k \textcircled{O} \textcircled{O} 3.9 k \textcircled{O}$ and 3.44Ω

Approximate:

 $E_{Th} \blacksquare \frac{R_2 V_{CC}}{R_1 \blacksquare R_2} \blacksquare \frac{3.9 \, k}{39 \, k} \blacksquare 22 \textcircled{0}$

$$I_{B} \blacksquare \frac{E_{Th} - V_{BE}}{R_{Th} \blacksquare \oiint \beta \blacksquare 1 \textcircled{O} R_{E}}$$

$$\textcircled{-0.7}{3.55 \, k \, \text{m}} \, \textcircled{2-0.7}{141 \, \text{m}} \, \textcircled{1.5 \, k \, \text{m}}{1.5 \, k \, \text{m}}$$

$$V_{B} \blacksquare \frac{R_{2}V_{CC}}{R_{1} \blacksquare R_{2}} \blacksquare \frac{\$ 3.9 k \And \$ 22 \circledcirc}{39 k \blacksquare 3.9 k} \blacksquare 2V$$

 $I_{CO} \square \beta I_B \square 2140 \square 26.05 \mu \square 0.85 mA$ $V_E \square V_B - V_{BE} \square 2 - 0.7 \square 1.3 V$

Testing $\beta R_E \ge 10 R_2$

(140)(1.5k) $\geq 10 \cong 3.9 k$

$$210\,k\,\Omega \textcircled{3}9\,k\,\Omega$$

lecture nine by:Abd-alqafar

$$R$$

$$C \equiv \Phi R_{E}$$

$$\Phi$$

$$V_{CEQ} \equiv V_{CC} - I_{C} \Phi$$

$$I_{CQ} \blacksquare I_E \blacksquare \frac{V_E}{R_E} \blacksquare \frac{1.3}{1.5 k} \blacksquare 0.867 mA$$

$$R$$

$$C = \Phi R_{E}$$

$$P_{CEQ} = V_{CC} - I_{C} \Phi$$

=12.23V

(22 - 20.85 m) (10 k = 1.5 k)

4. Voltage-Feedback Bias Circuit:

Fig. 9-7a shows a voltage-feedback bias circuit.

Analysis:

• For the input (base-emitter circuit) loop as shown in Fig. 9-7b: $= V_{CC} - I_c R_C - I_B R_B - V_{BE} - I_E R_E = 0$ $I_c = I_c = I_B = I_E \cong I_c = \beta I_B$ $\Rightarrow \qquad = V_{CC} - \beta I_B R_C - I_B R_B - V_{BE} - \beta I_B R_E = 0$

$$I_{B} \blacksquare \frac{V_{CC} + V_{BE}}{R_{B} \blacksquare \mathscr{B} \blacksquare 1 \odot R_{E}}$$
[9.11a]

• For the output (collector-emitter circuit) loop as shown in Fig. 9-7c:

$$\blacksquare I_E R_E \blacksquare V_{CE} \blacksquare \tilde{I}_C R_C - V_{CC} \blacksquare 0$$

$$\Leftrightarrow I_C \blacksquare I_E \cong I_C$$

$$R$$

$$C \equiv \Phi R_E$$

$$(9.11b)$$

$$V_{CE} \equiv V_{CC} - I_C \Phi$$

7





lecture nine by:Abd-alqafar

Load-Line Analysis:

Continuing with the approximation $\overset{\diamondsuit}{I_c} \blacksquare I_c$ will result in

[9-12]

the same load line defined for the voltage-divider and emitter-biased configurations. The levels of IBQ will be defined by the chosen base configuration.

Design:

For an optimum design:

$$V_{CEQ} \blacksquare \frac{1}{2} V_{CC}$$

$$R$$

$$2 \textcircled{P} \textcircled{P} \textcircled{P} C \blacksquare R_{E} \textcircled{O}$$

$$I_{CQ} \blacksquare \frac{1}{2} I_{C} \textcircled{P}_{sat} \textcircled{O} \blacksquare \frac{V_{CC}}{\textcircled{P}}$$

$$V_{E} \blacksquare \frac{1}{10} V_{CC}$$

$$R_{C} \blacksquare R$$

$$\textcircled{P} \textcircled{P} \textcircled{P} \textcircled{O}$$

$$R_{2} \leq \frac{1}{10} \beta \textcircled{P}$$





lecture nine by:Abd-alqafar

Other Biasing Circuits:

Example 9-2: (Negative Supply)

Determine V_C and V_B for the circuit of Fig. 9-8.

Solution:

 $-I_B R_B - V_{BE} \equiv V_{EE} \blacksquare 0 \cong KVL \textcircled{0}$

 $I_B \Box \frac{V_{EE} - V_{BE}}{R_B} \Box \frac{9 - 0.7}{100 k} \Box 83 \mu A$

 $I_C \square \beta I_B \square \square 45 \square \square 83 \mu \square \square 3.735 mA$

 $V_{C} \square - I_{C} R_{C} \square - 23.735 m \square 1.2 k \square \square - 4.48 V$

 $V_{B} = -I_{B} R_{B} = -283 \mu$ h 100 k h -8.3 V

Example 9-3: **(Two Supplies)** Determine *Vc* and *VB* for the circuit of Fig. 9-9a. **Solution:** From Fig. 9-9b:

 $R_{Th} \blacksquare R_1 \textcircled{0} \textcircled{0} R_2 \blacksquare 8.2 k \textcircled{0} \textcircled{0} 2.2 k \blacksquare 1.73 k \Omega$

$$I \blacksquare \frac{V_{CC} \blacksquare V_{EE}}{R_1 \blacksquare R_2} \blacksquare \frac{20 \blacksquare 20}{8.2 k \blacksquare 2.2 k} \blacksquare 3.85 mA$$

 $E_{Th} \square I R_2 - V_{EE} \square \square 3.85 m \square \square 2.2 k \square - 20 \square - 11.53 V$

From Fig. 9-9c

$$-E_{Th}-I_{B}R_{Th}-V_{BE}-I_{E}R_{E} \equiv V_{EE} \equiv 0 \cong KVL \bigcirc$$

 $I_E \square \square \beta \equiv 1 \bigcirc I_B$

$$I_{B} \blacksquare \frac{V_{EE} - E_{Th} - V_{BE}}{R_{Th} \blacksquare \image \beta \blacksquare 1 \circledcirc R_{E}}$$



Fig. 9-8





lecture nine by:Abd-alqafar

$$\underbrace{\begin{array}{l} 20-11.53-0.7 \\ 1.73 \end{array} }_{1.73 \end{array} \underbrace{\begin{array}{l} 121 \end{array} }_{121 } \underbrace{\begin{array}{l} 1.8 \\ k \end{array} }_{1.8 \\ k \end{array} }_{1.73 \end{array} \underbrace{\begin{array}{l} 120 \end{array} }_{120 \\ 1.8 \\ k \end{array} }_{1.73 \\ 1.73 \\ 1.73 \\ k \end{array} }_{1.73 \\ 1.73 \\ 1.73 \\ k \end{array} }_{1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\ 1.73 \\$$

Example 9-4: (Common-Base)

Determine *V*_{CB} and *I*_B for the common-base configuration of Fig. 9-10.

Solution:

Applying KVL to the input circuit:

$$-V_{EE} = I_E R_E = V_{BE} = 0$$

$$I_E = \frac{V_{EE} - V_{BE}}{R_E} = \frac{4 - 0.7}{1.2 k} = 2.75 \, mA$$

Applying KVL to the output circuit:

$$\blacksquare V_{CB} \blacksquare I_C R_C - V_{CC} \blacksquare 0$$

 $V_{CB} \blacksquare V_{CC} - I_C R_C$

with $I_c \cong I_E$

$$V_{CB}$$
 $\square 10 - 2.75 m$ $2.4 k$ $\square 3.4 V$

$$I_B$$
 in $\frac{I_C}{\beta}$ in $\frac{2.75 m}{60}$ in $45.8 \mu A$

Example 9-5: (Common-Collector)

Determine *IE* and *VCE* for the common-collect Fig. 9-11.

Solution:

Applying KVL to the input circuit:



Fig. 9-10



lecture nine by:Abd-alqafar

$$-I_{B}R_{B} - V_{BE} - I_{E}R_{E} \equiv V_{EE} \equiv 0$$

$$I_{E} \equiv \widehat{\alpha} \beta \equiv 1 \oplus I_{B}$$

$$I_{B} \equiv \frac{V_{EE} - V_{BE}}{R_{B} \equiv \widehat{\alpha} \beta \equiv 1 \oplus R_{E}}$$

$$= \frac{20 - 0.7}{240 k \equiv \widehat{\beta} 91 \oplus \widehat{\alpha} 2 k \oplus} \equiv 45.73 \,\mu A$$

$$I_{E} \equiv \widehat{\beta} \beta \equiv 1 \oplus I_{B} \equiv \widehat{\beta} 91 \oplus \widehat{\beta} \pm 5.73 \,\mu \oplus 4.16 \,m A$$

$$Applying KVL to the output circuit:$$

$$-V_{EE} \equiv I_{E}R_{E} \equiv V_{BE} \equiv 0$$

 V_{CE} $V_{EE} - I_E R_E$ 20 - 4.16 m 2 k E = 11.68 V

lecture nine by:Abd-alqafar

Example 9-6: (PNP Transistor)

Determine *V*_{CE} for the voltage-divider bias configuration of Fig. 9-12.

Solution:

Testing
$$\beta R_E \ge 10 R_2$$

(120)(1.1k) $\ge 10 \cong 10 k \odot$
132 k $\Omega \circledast 100 k \Omega \cong satisfied \odot$
 $V_B \blacksquare \frac{R_2 V_{CC}}{R_1 \blacksquare R_2} \blacksquare \frac{10 k \odot \boxdot -18 \odot}{47 k \blacksquare 10 k} \blacksquare -3.16 V$
 $V_E \blacksquare V_B - V_{BE} \blacksquare -3.16 - \boxdot -0.7 \odot \blacksquare -2.46 V$
 $I_C \blacksquare I_E \blacksquare \frac{V_E}{R_E} \blacksquare \frac{2.46}{1.1 k} \blacksquare 2.24 mA$
 $-I_E R_E - V_{CE} - I_C R_C \blacksquare V_{CC} \blacksquare 0 \cong KVL \odot$
 $R \stackrel{(\textcircled{e})}{=} C \blacksquare \square R_E$
 $V_{CEQ} \blacksquare - V_{CC} \blacksquare I_C \textcircled{e}$
 $= -18 \blacksquare \clubsuit 2.24 m \odot \clubsuit 2.4 k \blacksquare 1.1 k \odot \blacksquare -10.16 V$

Exercises:

- 1- For the fixed-biased configuration of Fig. 9-2a with the following parameters: $V_{CC} = +12 \text{ V}, \beta = 50, R_B = 240 \text{ k}\Omega, \text{ and } R_C = 2.2 \text{ k}\Omega, \text{ determine:}$ $I_{BQ}, I_{CQ}, V_{CEQ}, V_B, V_C, \text{ and } V_{BC}.$
- 2- Given the device characteristics of Fig. 9-13a, determine V_{CC} , R_B , and R_C for the fixed-bias configuration of Fig. 9-13b.







lecture nine by:Abd-alqafar

- **3-** For the emitter bias circuit of Fig. 9-4a with the following parameters: $V_{CC} = +20 \text{ V}, \beta = 50, R_B = 430 \text{ k}\Omega, R_C = 2 \text{ k}\Omega, \text{ and } R_E = 1 \text{ k}\Omega, \text{ determine:}$ $I_B, I_C, V_{CE}, V_C, V_E, V_B \text{ and } V_{BC}.$
- 4- Design an emitter-stabilized circuit (Fig. 9-4a) at Icq = 2 mA. Use Vcc = +20 V and an npn transistor with $\beta = 150$.
- 5- Determine the dc bias voltage V_{CE} and the current I_C for the voltage-divider configuration of Fig. 9-6a with the following parameters: $V_{CC} = +18$ V, $\beta = 50$, $R_I = 82$ k Ω , $R_2 = 22$ k Ω , $R_C = 5.6$ k Ω , and $R_E = 1.2$ k Ω .
- 6- Design a beta-independent (voltage-divider) circuit to operate at $V_{CEQ} = 8$ V and $I_{CQ} = 10$ mA. Use a supply of $V_{CC} = +20$ V and an npn transistor with $\beta = 80$.
- 7- Determine the quiescent levels of I_{CQ} and V_{CEQ} for the voltage-feedback circuit of Fig. 9-7a with the following parameters: $V_{CC} = +10 \text{ V}, \beta = 90, R_B = 250 \text{ k}\Omega, R_C = 4.7 \text{ k}\Omega$, and $R_E = 1.2 \text{ k}\Omega$.
- 8- Prove that $\beta (+ \le RRR EC)$ is the required condition for an optimum design of the voltage-feedback circuit.
- **9-** Prove mathematically that *Icq* for the voltage-feedback bias circuit is approximately independent of the value of beta.
- **10-** Fig. 9-14 shows a three-stage circuit with a *Vcc* supply of +20 V. GND stands for ground. If all transistors have a β of 100, what are the *Ic* and *Vce* of each stage?



Fig. 9-14