

JFET Small-Signal Analysis

Since it has a very high input resistance high input resistance , therefore I_G could be neglected. Hence , I_D could be represented as function of V_{GS} and V_{DS} .

$$I_D \approx f(V_{GS}, V_{DS})$$

$$I_D \approx g_m V_{GS} + \frac{1}{r_d} V_{DS}$$

Where $g_m = \frac{\Delta I_D}{\Delta V_{GS}} \bigg|_{V_{DS} = \text{const.}}$ mutual-conductance or transconductance

$$\frac{1}{r_d} = \frac{\Delta I_D}{\Delta V_{DS}} \bigg|_{V_{GS} = \text{const.}} \quad \text{where } r_d \text{ drain-resistance } r_d = \frac{1}{y_{of}} = \frac{V_{DS}}{I_D}$$

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \bigg|_{I_D = \text{const.}} = g_m r_d \quad \text{amplification factor}$$

$$\text{Also } g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_P}\right)$$

$$\text{Where } g_{m0} = \frac{2 I_{DSS}}{V_P} \quad \text{the value of } g_m \text{ of } V_{GS} = 0$$

Note:


$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \bigg|_{V_{DS} = \text{const.}}$$

$$g_m = \frac{2 I_{DSS}}{V_P} \left(1 - \frac{V_{GS}}{V_P}\right) = g_{m0} \left(1 - \frac{V_{GS}}{V_P}\right)$$

$$g_{mo} = \frac{2 I_{DSS}}{V_p}$$

FET AC Equivalent Circuit:



In situations where r_d is ignored (assumed sufficiently large to other element of the network to be approximated by an open circuit), the equivalent circuit whose magnitude is controlled by the signal V_{gs} and parameter g_m clearly a voltage-controlled device.

Common-Source Configuration:

The common-source configuration circuit of Fig. 17-1 includes a source resistor (R_s) that may or may not be bypassed by a source capacitor (C_s) in the ac domain.




Fig. 17-1

Bypassed (absence of R_s):

For the ac equivalent circuit of Fig. 17-2,




Fig. 17-2

Input impedance:

$$Z_i \approx R_G$$

Output impedance:

Approximate (neglecting r_d);

$$Z_o \approx R_D \quad \text{for } r_d \geq 10 R_D$$

$$\diamond Z_o \approx R_L \parallel R_D$$

Exact (including r_d);

$$Z_o \approx R_D \parallel r_d$$

$$\diamond Z_o \approx R_L \parallel Z_o \approx R_L \parallel R_D \parallel r_d$$

Voltage gain:

Approximate (neglecting r_d);

$$V_o \approx -g_m V_{gs} (R_L \parallel R_D),$$

$$V_{gs} \approx V_i,$$

$$A_V \approx \frac{V_o}{V_i} \approx -g_m (R_L \parallel R_D)$$

$$A_{V_s} \approx \frac{V_o}{V_s} \approx \frac{V_o}{V_i} \times \frac{V_i}{V_s} \approx A_V \cdot \frac{Z_i}{Z_i \parallel R_{sig}}$$

Exact (including r_d);

$$A_V \approx -g_m (R_L \parallel R_D \parallel r_d)$$

Current gain:

$$A_i \approx \frac{I_o}{I_i} \approx A_V \cdot \frac{Z_i}{R_L}$$

Phase relationship:

The negative sign in the resulting equation for A_V reveals that a 180° phase shift occurs between the input and output signals.

Unbypassed (include of R_s):

For the approximate ac equivalent circuit ($r_d \approx \infty \Omega$) of Fig. 17-3,




Fig. 17-3

Output impedance:

For $V_i = 0V$, $I_o = I_{R_D} = g_m V_{gs}$, with $V_{gs} = -V_{R_s}$, at $V_i = 0V$ $I_o = I_{R_D} \parallel R_s$,

so that $I_o \parallel I_{R_D} = g_m I_o \parallel R_s$, $I_o \parallel 1 = g_m R_s \parallel -I_{R_D} \parallel 1 = g_m R_s \parallel$,

and $I_o = -I_{R_D}$

Since $V_o = -I_{R_D} R_D$, then $V_o = -I_o \parallel R_D = I_o R_D$, and

$$Z_o = \frac{V_o}{I_o} = R_D$$


Voltage gain:

$$V_o = -g_m V_{gs} (R_l \parallel R_D)$$

$$V_{gs} = V_g - V_s = V_i - g_m V_{gs} R_s \implies V_i = (1 + g_m R_s) V_{gs}$$

$$A_v = \frac{V_o}{V_i} = \frac{-g_m (R_l \parallel R_D)}{1 + g_m R_s}$$

Fixed-Bias Configuration:



From equivalent circuit

$$Z_i \approx R_G \quad \text{High (10}\mu\Omega\text{)}$$

$$Z_o \approx R_D \parallel r_d$$

$$\square R_D \quad \text{if } r_d \geq 10 R_D$$

$$A_v \approx \frac{V_o}{V_i} = -g_m (r_d \parallel R_D)$$

$$= -g_m r_d \quad \text{if } r_d \geq 10 R_D$$

Common-Drain (Source-Follower) Configuration:

The common-drain (source-follower) configuration circuit is shown in Fig. 17-4.




Fig. 17-4

For the ac equivalent circuit of Fig. 17-5,




Fig. 17-5

Input impedance:

$$Z_i \approx R_G \quad \text{[high]}$$

Output impedance:

For $V_i \neq 0V$, $I_o \approx g_m V_{gs} \parallel I_{r_d} \approx I_{R_s} \parallel V_o \parallel r_d \parallel V_o \parallel R_s$

$I_o \approx V_o \parallel 1 \parallel r_d \parallel 1 \parallel R_s \approx -g_m V_{gs}$, with

$V_{gs} \approx -V_o$, at $V_i \neq 0V \parallel I_o \approx V_o \parallel 1 \parallel r_d \parallel 1 \parallel R_s \approx g_m$,

$$Z_o \approx r_d \parallel R_s \parallel 1/g_m$$

$$Z_o \approx V_o / I_o$$

$$Z_o \approx r_d \parallel R_s \parallel 1/g_m \quad [\text{low}]$$

$$Z_o \approx R_s \parallel 1/g_m \quad \text{for } r_d \geq 10 R_s$$

Voltage gain:

$$V_o = -g_m V_{gs} (R_L \parallel R_s \parallel r_d)$$

$$V_{gs} = V_g - V_s = V_i - V_o = V_i - g_m V_{gs} (R_L \parallel R_s \parallel r_d) \Rightarrow V_i = V_o (1 + g_m (R_L \parallel R_s \parallel r_d))$$

$$A_v = \frac{V_o}{V_i} = \frac{-g_m (R_L \parallel R_s \parallel r_d)}{1 + g_m (R_L \parallel R_s \parallel r_d)} \quad [\text{less than } 1]$$

$$A_v \approx \frac{-g_m (R_L \parallel R_s)}{1 + g_m (R_L \parallel R_s)} \quad \text{for } r_d \geq 10 R_s$$

Phase relationship:

V_o and V_i are in-phase.

Common-Gate Configuration:

The common-gate configuration circuit is shown in Fig. 17-6.




Fig. 17-6

For the approximate ac equivalent circuit ($r_d \approx \infty \Omega$) of Fig. 17-7,




Fig. 17-7

Input impedance:

$$Z_i = R_S \parallel \left(1 + \frac{R_S}{g_m r_d} \right) \approx \frac{R_S}{g_m} \quad [\text{low}] \quad (\text{Derive})$$

Output impedance:

$$Z_o = R_D$$

Voltage gain:

$$V_o = -g_m V_{gs} (R_L \parallel R_D), \quad V_{gs} = -V_i$$

$$A_v = \frac{V_o}{V_i} = g_m (R_L \parallel R_D)$$

Phase relationship:

V_o and V_i are in-phase.

Example 17-1 (Analysis):

For the JFET amplifier circuit of Fig. 17-8 with parameter $g_m = 2.2 \text{ mS}$, determine:

$Z_i, Z_o, Z_o', A_v = V_o/V_i, A_i = I_o/I_i, A_v \approx V_o/V_s$ and $V_o \approx 0$. Assumer $r_d \geq 10 R_D$.




Fig. 17-8

Solution:

$$Z_i \approx R_1 \parallel R_2 \approx 2.1M \parallel 0.27M \approx 239k\Omega$$

$$Z_o \approx R_1 \parallel R_D \approx 2.4k\Omega \parallel 4.7k \parallel 2.4k \approx 1.59k\Omega$$

$$A_v \approx \frac{-g_m (R_L \parallel R_D)}{1 + g_m R_{s1}} \approx \frac{-2.2m \cdot 1.59k}{1 + 2.2m \cdot 0.3k} \approx -2.11$$

$$A_i \approx -A_v \cdot \frac{Z_i}{R_L} \approx -2.11 \cdot \frac{239k}{4.7k} \approx 107$$

$$A_{Vs} \approx A_v \cdot \frac{Z_i}{Z_i \parallel R_{sig}} \approx -2.11 \cdot \frac{239k}{4.7k} \approx -2.10 \approx A_v$$

$$V_o \approx A_{Vs} V_s \approx -2.10 \cdot 200mV \approx 420mV$$

Example 17-2 (Design):

Complete the design of the JFET amplifier circuit shown in Fig. 17-9 to have a voltage gain magnitude of 17.5 dB, using a relatively high level of g_m for this device defined at $V_{GSQ} = V_P/4$. Assume $\mu_d > 10R_D$.




Fig. 17-9

Solution:

$$V_{GSQ} = V_P \left(1 - \frac{I_{DQ}}{I_{DSS}} \right) = -4 \left(1 - \frac{I_{DQ}}{10} \right) = -1 \text{ V},$$

$$g_m = \frac{2 I_{DSS}}{V_P} \left(1 - \frac{V_{GS}}{V_P} \right) = \frac{2 \cdot 10 \text{ mA}}{4} \left(1 - \frac{-1}{-4} \right) = 3.75 \text{ mS},$$

$$G_{dB} = 20 \log_{10} A_v = 17.5 = 20 \log_{10} A_v \Rightarrow A_v = 7.5,$$


$$A_v = g_m (R_L \parallel R_D) = 7.5 = 3.75 \text{ m} (6 \text{ k} \parallel R_D) \Rightarrow R_D = 3 \text{ k} \Omega.$$

$$I_{DQ} = I_{DSS} \left(1 - \frac{V_{GSQ}}{V_P} \right)^2 = 10 \text{ mA} \left(1 - \frac{-1}{-4} \right)^2 = 5.625 \text{ mA},$$

$$V_{GSQ} = -I_{DQ} R_S \Rightarrow -1 = -5.625 \text{ mA} R_S \Rightarrow R_S = 178 \Omega.$$

Example:

Calculate the circuit factor A_v and R_o (assume r_d can be neglected)



Solution:

$$V_{GSQ} = -0.94 V$$

$$g_{m0} = \frac{2 I_{DSS}}{V_P} = \frac{2 \times 8 \text{ mA}}{-4} = 4 \text{ mS}$$

$$g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_P} \right) = 4 \text{ mS} \left(1 - \frac{-0.94 V}{-4 V} \right) = 3.06 \text{ mS}$$

$$A_v = -g_m R_D = -3.06 \text{ mS} (1.2 \text{ k}\Omega) = -3.67$$

$$R_i = R_G = 1 \text{ M}\Omega$$


$$R_o = R_D = 1.2 \text{ k}\Omega$$

$$r_m = \frac{1}{g_m} \Rightarrow A_v = -g_m R_D = \frac{-R_D}{r_m}$$

Exercises:

1. For each one of the circuits shown in Fig. 17-10, determine:

- (a) V_{GS} , and g_m . (b) Z_i , and Z_o . (c) $A_v \approx \frac{V_o}{V_i}$ $A_i \approx \frac{I_o}{I_i}$



2. Choose the values of R_D , R_S , and R_L for the JFET amplifier circuit of Fig. 17-11 that will result in a gain of 18.062 dB. Assume that $I_{DSS} = 8mA$, $V_P = -4V$, $r_d \approx \infty \Omega$, $V_{DQ}/V_{DD} = 0.375$, and $I_{DQ}/I_{DSS} = 0.25$. Calculate $A_{vs} \approx \frac{V_o}{V_s}$, and sketch V_o .




Fig. 17-11