## BJT Switching Circuits

## Basic Concepts:

.The application of transistors is not limited solely to the amplification of signals .Through proper design it can be used as a switch for computer and control applications
.The circuit of Fig. 11-1a can be employed as an inverter in computer logic circuitry .Note that the output voltage $V_{C}$ is opposite to that applied to the base or input terminal In addition, note the absence of a dc supply connected to the base circuit. The only dc source is connected to the collector or output side and for computer applications is .typically equal to the magnitude of the "high" side of the applied signal-in this case 5 V



Fig. 11-1

Proper design for the inversion process requires that the operating point switch from cutoff to saturation along the load line depicted in Fig. 11-1b. For our purposes we will assume that $I_{C} \boldsymbol{\nabla} I_{\text {CEo }} \approx 0 \mathrm{~mA}$ when $I_{B}=0 \mu \mathrm{~A}$ (an excellent approximation in light of improving construction techniques), as shown in Fig. 11-1b. In addition, we will assume that $\quad V_{C E} \boldsymbol{\Pi} V_{C E}$ sat $\approx 0 V \quad$ rather than the typical 0.1 to 0.3 V level.

When $V_{i}=5 \mathrm{~V}$, the transistor will be "on" and the design must ensure that the circuit is heavily saturated by a level of $I_{B}$ greater than that associated with the $I_{B}$ curve appearing near the saturation level.

The base current $I_{B}$ for the circuit of Fig. 11-1a is determined by

$$
\begin{equation*}
I_{B} \text { (il } \frac{V_{i}-V_{B E}}{R_{B}} \tag{11.1}
\end{equation*}
$$

The saturation level for collector current $I C($ sat $)$ for the same circuit is defined by

$$
\begin{equation*}
I_{C} \mathbf{\Xi}_{s a t} \boldsymbol{T} \frac{V_{C C}}{R_{C}} \tag{11.2}
\end{equation*}
$$

The level of $I_{B}$ in the active region just before saturation results can be approximated by the following equation:


For the saturation level we must therefore ensure that the following is satisfied:

$$
\begin{equation*}
I_{B} \odot I_{B} \text { 冒 } \max \tag{11.4}
\end{equation*}
$$

## Example 11-1:

Verify that the circuit shown in Fig. 11-2 behaves like an inverter when the input switches between 0 V and +10 V . Assume that the transistor is silicon and that $\beta=50$.

## Solution:

It is only necessary to verify that the transistor is saturated when $V_{i}=+10 \mathrm{~V}$.

$$
I_{B} \frac{V_{i}-V_{B E}}{R_{B}} \frac{10-0.7}{220 k} 42.3 \mu \mathrm{~A}
$$



Thus, we have $I_{B} \odot I_{B}$ 冒max , therefore the transistor is
saturated, and the circuit is inverter.
Fig. 11-2

## Example 11-2:

Verify that the circuit shown in Fig. 11-3 is an inverter when the input switches between 0 V and -5 V . What minimum value of $\beta$ is require transistor is silicon.

## Solution:




Electrical and Electronic Engineering Department
Second year, Electronic i, 2016-2017
lecture Eleven by: Abdulgaffar S.
transistor is at cutoff, so that $D_{1}$ and $D_{2}$ are on and

$$
V_{o} \mathbf{f}-4-0.7-0.3 \mathbf{f}-5 \mathrm{~V} .
$$

when $V_{i} \boldsymbol{\nabla}-5 V, R_{T h} \boldsymbol{\nabla} 5 k D+20 k \boldsymbol{T} 4 k \Omega$

$$
I_{B} \frac{E_{T h}-V_{B E}}{R_{T h}} \boldsymbol{\nabla} \frac{3.2-0.7}{4 k} \mathbf{\nabla} 625 \mu \mathrm{~A}
$$

Fig. 11-3
We assume the transistor is at saturation, $V_{o}$ 国 0 V,
so that $D_{1}$ and $D_{2}$ are off and

For the transistor to be in saturation,

$$
I_{B} \odot I_{B} \text { 苗 } \max 0 \Rightarrow \beta \odot \frac{I_{C \mathbf{c} a t}}{I_{B}} \boldsymbol{\square} \frac{12.5 \mathrm{~m}}{625 \mu} \mathbf{\square} 20 .
$$

## Exercise:

1. Design the transistor inverter of Fig. 11-4 to operate with a saturation current of 8 mA using a transistor with a beta of 100 . Use a level of $I_{B}$ equal to $120 \%$ of $I_{B(\max )}$ and standard resistor values.



Fig. 11-4

$$
\begin{aligned}
& I_{\left.C \boldsymbol{\Xi}_{s a t( }\right)} \frac{V_{C C}}{R_{c}} \boldsymbol{\Pi} \frac{20}{1.6 k} \boldsymbol{\Pi} 12.5 \mathrm{~mA}
\end{aligned}
$$

2. Verify that the circuit shown in Fig. 11-5 is a positive NAND when the input switches between 0 V and +12 V . Neglect source impedance and junction saturation voltages and diode voltages in forward direction. Find the minimum value of $\beta$.


Fig. 11-5

